

APPLICATION NOTE

Hardware Triggering of Coherent Solutions' Optical PXIe Modules

Contents

- Why use hardware triggering?
- Trigger sources
- Trigger capabilities of the PXI chassis
- How trigger input works
- Modules that support hardware triggering
- Setting up triggers on the PXI chassis
- Examples
- Additional PXI triggering resources



Coherent Solutions optical PXIe modules in a National Instruments PXIe-1078 chassis.



WHY USE HARDWARE TRIGGERING?

PXI's integrated timing and hardware triggering capabilities offer a number of advantages over more traditional software-initiated measurements.

- True parallel measurements of multiple devices under test allows you to scale your manufacturing as required and decrease the test time per DUT.
- Extremely low latency allows you to capture fast events or measure your DUTs very quickly.
- Very precise timing alignment between PXI/PXIe module allows you to control the trigger events to occur exactly when you need them.

This application note explains how to make the best use of hardware triggering capability present in many of Coherent Solutions' PXIe photonics modules and assumes the reader has some familiarity with the PXI platform.

ADVANTAGE	EXAMPLE APPLICATION
Can offer significant speed improvements for most multi-instrument system setups.	Sweeping a laser source and measuring the insertion loss over wavelength of the device under test (DUT) would be time consuming it you had to step the wavelength then send a remote control command to a power meter to query the average power.
Can enable parallel measurements that would otherwise not be possible.	Measuring the optical power from up to 68 VSCELs all at the same instance in time, using just one PXIe mainframe.
Can significantly improve test reliability.	Hardware triggering means that measurement events are controlled by unambiguous pre- determined conditions. Hardware triggering eliminates communication delays and makes the test system consistent and reliable.
Can easily synchronise multiple events.	By ANDing or ORing trigger events, measurements can easily be synchronized to ensure all conditions are properly met before a measurement is performed.



TRIGGER SOURCES

• Triggers can be generated externally and connected to the TRIG SMB connector on your controller (if supported by your controller).



NI PXIe-8821 Controller

• Input and output is LV TTL.



• Triggers can also be generated by modules within your PXI chassis and routed along the PXI_Trig bus to other modules and the TRIG SMB connector.



TRIGGER CAPABILITY OF THE PXI CHASSIS

In each PXIe chassis there are 8 PXI trigger lines which are shared between all slots.

PXI_Trig0, PXI_Trig1, ... , PXI_Trig7

Each slot can create a trigger and the trigger event can be transferred through each PXI Trigger line.

There is also a PXI Star Trigger that can be generated from Slot 2 and distributed to all other slots in the chassis. At this time, the PXI Star Trigger is not supported by Coherent Solutions PXI modules.

HOW TRIGGER INPUT WORKS

Configure which PXI_Trig line you want the module to listen to. You can listen to any, all or any combination of the 8 PXI_Trig lines.

If listening to multiple PXI_Trig Lines, you can configure if these lines are OR'ed or AND'ed:

- **OR:** A triggering signal on any of the lines the module is listening to will cause the module to react to the trigger.
- **AND:** A trigger must be present on all the lines the module is listening to cause the module to react to the trigger.

Arm the trigger: the module will wait for trigger once armed.



TIMING DIAGRAM

The delay from a trigger event happens on PXI Trigger line until the module gets that event and starts the data acquisition

TP: the propagation delay which includes (maximum 1 micro second):

• The backplane delay



- Bridge propagation from one segment to another segment
- The glitch removal segment.

TS: one 10MHz clock period (0.1 micro second) in the worst case scenario for module to detect trigger event in the next rising edge of the clock.

TD: user programmed delay (default is zero).

MODULES THAT SUPPORT HARDWARE TRIGGERING









VOAPXIe-1xxx

PowerPXIe-14xx

PowerPXIe-15xx

O2EPXIe-1xxx

SETTING UP TRIGGERS ON A PXI CHASSIS

In a PXIe chassis (depending on the number of slots), there can be up to three PXI Bus Segments. To propagate a trigger from a source in one segment to a slot in another segment, the user needs to use NI-MAX to define how the chassis should distribute the trigger event.

My System	Phi Open VISA	Test Panel	H Sav	ve 😭 Rev	/ert	Show He</th
Devices and Interfaces PCI-GPIB "GPIB0"		R Bus 1	eservatior Bus 2	ns Bus 3	Routi	ng
NI PXIe-1075 "Chassis 1" PXI-1000 "Chassis 2"	P×I_Trig0				Dynamic	•
Network Devices	P×I_Trig1				Dynamic	•]
Serial & Parallel	P×I_Trig2				Dynamic	•]
Software	P×I_Trig3				Dynamic	•
 Import M Drivers Remote Systems 	P⊠_Trig4	E			Dynamic	•
	P⊠_Trig5				Dynamic	•
	P×I_Trig6				Dynamic	•
	P×I_Trig7				Dynamic	•
	Legend					
	Trigger Bus 1: PXI Slots 1-6 Trigger Bus 2: PXI Slots 7-12 Trigger Bus 3: PXI Slots 13-18					

Figure 1: NI-MAX Control Panel



For example, in the configuration below, PXI_Trig0 will be used only locally in all three segments. This means the trigger event would not be passed to other segments.

Reservations Routing Bus 2 Bus 3 Bus 1 PXI_Trig0 Dynamic \sim PXI_Trig1 $\boxtimes \leftarrow \square \rightarrow \boxtimes$ Away From Bus 2 $\boxtimes \leftarrow \Box \rightarrow \boxtimes$ PXI_Trig2 Away From Bus 2 \sim PXI_Trig3 $\boxtimes \leftarrow \square \rightarrow \boxtimes$ Away From Bus 2 $\boxtimes \leftarrow \square \rightarrow \boxtimes$ PXI_Trig4 Away From Bus 2 PXI_Trig5 $\boxtimes \leftarrow \Box \rightarrow \boxtimes$ Away From Bus 2 \sim PXI_Trig6 $\square \leftarrow \square \rightarrow \square$ Away From Bus 2 PXI_Trig7 $\boxtimes \leftarrow \Box \rightarrow \boxtimes$ Away From Bus 2 \sim

However, for other PXI_Trig1 to PXI_Trig7, if the source is located in Bus 2 (slot7 to slot12), the PXIe chassis will propagate the trigger to other Buses.

Figure 2: Bus configuration example

IMPORTANT NOTES

Legend

Trigger Bus 1: PXI Slots 1-6 Trigger Bus 2: PXI Slots 7-12 Trigger Bus 3: PXI Slots 13-18

- Trace capabilities (# of points, triggering mode, sample rate) are module specific.
- All channels in a module will react to a trigger with same sample rate and number of points. You cannot configure different channels to have different setups.



EXAMPLE: parallel PowerPXIe measurements using SCPI commands



Figure 3: In this example, we have an 18 Slot PXIe chassis with 17 x 4 channel PowerPXIe-1401 modules performing concurrent testing of optical power from 68 VCSELs.

1) Setup channel buffer (TRACE) to capture power meter data:

SENS3:TRACE:PTS 1024 SENS3:TRACE:RATE 1e-3 SENS3:TRACE:TRIG HWEXT	# setup module in slot 3 to capture 1024 pts# setup sample rate to 1kS/s#Setup Channel to capture a trace on hardware trigger event and use the 100MHz PXIe backplane clock
2) Repeat for all other modules:	
SENS4:TRACE:PTS 1024 SENS4:TRACE:RATE 1e-3 SENS4:TRACE:TRIG HWEXT and	# setup module in slot 3 to capture 1024 pts# setup sample rate to 1kS/s#Setup Channel to capture a trace on Hardware trigger event
3) Setup hardware trigger on modules in	Slot 3 and 4:

TRIGGER3:SOURCE 1	# tell module in slot 3 to listen to PXI_Trig1 Bus
TRIGGER4:SOURCE 1	# tell module in slot 4 to listen to PXI_Trig1 Bus



TRIGGER3:MODE AND TRIGGER4:MODE AND TRIGGER3:DELAY 0.0 TRIGGER4:DELAY 0.0 TRIGGER3:ARM ENABLE TRIGGER4:ARM ENABLE # AND all trigger lines that we are listening to
AND all trigger lines that we are listening to
each module will trigger after this delay [in seconds]
each module will trigger after this delay [in seconds]
to ARM the modules to listen to a defined PXI_Trig line

to ARM the modules to listen to a defines PXI_Trig line

4) Get data after event occurs:

SENS3:TRACE:COMPLETE? SENS3:TRACE? SENS4:TRACE:COMPLETE? SENS4:TRACE? # check if the operation is complete on all channels # get 4x1024 power pts (data from all 4 channels) # check if the operation is complete on all channels # get 4x1024 power pts (data from all 4 channels)

EXAMPLE: wavelength sweep with PowerPXIe



Figure 4: PXIe chassis with a 4 channel PowerPXIe-1401 and single channel LaserPXIe-1001 modules.

1) Setup channel buffer (TRACE) to capture power meter data:

SENS3:TRACE:PTS 1024# setup module in slot 3 to capture 1024 ptsSENS3:TRACE:TRIG HWCLK# Setup channel to capture a sample on every hardware trigger
rising or falling edge

2) Setup hardware trigger on modules in slot 3 and 4:



TRIGGER3:SOURCE 0 TRIGGER3:DELAY 0.0 TRIGGER3:ARM ENABLE

tell module in slot 3 to listen to PXI_Trig0 Bus# each module will trigger after this delay [in seconds]# to ARM the modules to listen to a defined PXI_Trig line

At this point, the power meter waits for triggers from the tunable laser. We can now acquire a power sample with every trigger.

3) Get data after event occurs:

SENS3:TRACE:COMPLETE?	# check if the operation is complete on all channels
SENS3:TRACE?	# get 4x1024 power pts (data from all 4 channels)

ADDITIONAL PXI TRIGGER RESOURCES

- Triggering basics: <u>http://www.ni.com/product-documentation/54579/en/</u>
- Configuring Multi Segment PXI Chassis: <u>https://knowledge.ni.com/KnowledgeArticleDetails?id=kA00Z0000019LkMSAU</u>
- Synchronisation explained: http://www.ni.com/white-paper/11369/en/
- Generating a trigger from a DAQ device: <u>https://knowledge.ni.com/KnowledgeArticleDetails?id=kA00Z0000019M9ISAE</u>

CONTACT INFORMATION

Email: sales@coherent-solutions.com

Online: www.coherent-solutions.com

© 2019 Coherent Solutions Ltd. All rights reserved. No part of this publication may be reproduced, adapted, or translated in any form or by any means without the prior permission from Coherent Solutions Ltd.